Efficient Methods for FFT calculations Using Memory Reduction Techniques

نویسنده

  • N. Kalaiarasi
چکیده

FFT algorithms is one of the many methods used for the calculation of DFT, but they are preferred due to their increased speed and higher efficiency, which arises due to the fact that for the calculation of a N-point DFT, the sequence is broken into several segments and the DFT for each segment is calculated. However, for this many redundant memory spaces are required. The Butterfly structure for the calculation of DFT by FFT algorithms is preferred due to its symmetry which makes it suitable for hardware implementations, but this requires the loading of the twiddle factors for each stage repeatedly, which leads to inefficient use of memory space. To overcome this, grouping the identical twiddle factors of different stages together reduces the number of memory references and the storage space due to twiddle factors, therein reducing the number of clock cycles needed for the complete implementation of the algorithm. Thus this can be an efficient method for the calculation of FFT algorithms. The Decimation In Time (DIT) and Decimation In Frequency (DIF) algorithms can be implemented in MATLABSimulink blocks to verify their accuracy and coded in C language to verify their reduction in computation time. The same can also be verified using Code composer studio (CCS) and implemented in DSP Processors for the verification of reduced clock cycles. The reduction in memory spaces and memory references of the twiddle factors is evident implicitly when compared with conventional methods.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Improving the RX Anomaly Detection Algorithm for Hyperspectral Images using FFT

Anomaly Detection (AD) has recently become an important application of target detection in hyperspectral images. The Reed-Xialoi (RX) is the most widely used AD algorithm that suffers from “small sample size” problem. The best solution for this problem is to use Dimensionality Reduction (DR) techniques as a pre-processing step for RX detector. Using this method not only improves the detection p...

متن کامل

Parallelizing the Conjugate Gradient Algorithm for Multilevel Toeplitz Systems

Multilevel Toeplitz linear systems appear in a wide range of scientific and engineering applications. While several fast direct solvers exist for the basic 1-level Toeplitz matrices, in the multilevel case an iterative solver provides the most general and practical solution. Furthermore, iterative methods are asymptotically faster than many stable direct methods even for the 1-level case. This ...

متن کامل

An Efficiency Studying of an Ion Chamber Simulation Using Vriance Reduction Techniques with EGSnrc

Background: Radiotherapy is an important technique of cancer treatment using ionizing radiation. The determination of total dose in reference conditions is an important contribution to uncertainty that could achieve 2%. The source of this uncertainty comes from cavity theory that relates the in-air cavity dose and the dose to water. These correction factors are determined from Monte Carlo calcu...

متن کامل

Implementation of Low-Memory Reference FFT on Digital Signal Processor

Problem statement: In order to improve and implement Fast Fourier Transform (FFT), in general, an efficient parallel form in digital signal processor is necessary. The butterfly structure is an important role in FFT, because its symmetry form is suitable for hardware implementation. Although it can perform a symmetric structure, the performance will be reduced under the data-dependent flow char...

متن کامل

Design of Area- and Power-Efficient Pipeline FFT Processors for 8x8 MIMO-OFDM Systems

We present areaand power-efficient pipeline 128and 128/64-point fast Fourier transform (FFT) processors for 8x8 multipleinput multiple-output orthogonal frequency multiplexing (MIMO-OFDM) systems based on the specification framework of IEEE 802.11ac WLANs. Our new FFT processors use mixed-radix multipath delay commutator (MRMDC) architecture from the point of view of low complexity and high mem...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010